2015
DOI: 10.1142/s1793292015501180
|View full text |Cite
|
Sign up to set email alerts
|

The Route for Ultra-High Recording Density Using Probe-Based Data Storage Device

Abstract: Phase-change probe memory using Ge 2 Sb 2 Te 5 has been considered as one of the promising candidates as next-generation data storage device due to its ultra-high density, low energy consumption, short access time and long retention time. In order to utmostly mimic the practical setup, and thus fully explore the potential of phase-change probe memory for 10 Tbit/in 2 target, some advanced modeling techniques that include threshold-switching, electrical contact resistance, thermal boundary resistance and crysta… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
28
0

Year Published

2016
2016
2021
2021

Publication Types

Select...
8

Relationship

6
2

Authors

Journals

citations
Cited by 16 publications
(28 citation statements)
references
References 64 publications
0
28
0
Order By: Relevance
“…More importantly, owing to the advantageous traits of applied pulses such as low magnitude and short width, the required write energy per bit was excitingly reduced to 0.02 pJ for a crystallization pulse of 3 V of 200 ns and 0.05 pJ for an amorphization pulse of 3.8 V of 200 ns, respectively. Furthermore, the contact resistance introduced at the tip-ITO capping interface is calculated to be ~8 kΩ with mechanical properties introduced in Table 1, which is much lower than the case of DLC capping [25] having a contact resistance of ~80 kΩ, and can be ignored when compared with the whole device resistance usually in the range of hundreds of kΩ. These encouraging findings undoubtedly reveal the ability of this optimized electrical probe memory with ITO capping and bottom layer to provide ultrahigh areal density within fJ energy consumption during hundreds of ns period, certainly making it more competitive than electrical probe memories with either DLC or TiN capping and bottom layers and other probe memories utilizing different active materials from phase-change media.
10.1080/14686996.2018.1534072-F0011Figure 11.Temperature variation at point A as a function of the pulse time for (a) crystallization and (c) amorphization, and the temperature distribution at point A at the onset of the pulse plateau for (d) crystallization and (d) amorphization.
…”
Section: Discussionmentioning
confidence: 99%
“…More importantly, owing to the advantageous traits of applied pulses such as low magnitude and short width, the required write energy per bit was excitingly reduced to 0.02 pJ for a crystallization pulse of 3 V of 200 ns and 0.05 pJ for an amorphization pulse of 3.8 V of 200 ns, respectively. Furthermore, the contact resistance introduced at the tip-ITO capping interface is calculated to be ~8 kΩ with mechanical properties introduced in Table 1, which is much lower than the case of DLC capping [25] having a contact resistance of ~80 kΩ, and can be ignored when compared with the whole device resistance usually in the range of hundreds of kΩ. These encouraging findings undoubtedly reveal the ability of this optimized electrical probe memory with ITO capping and bottom layer to provide ultrahigh areal density within fJ energy consumption during hundreds of ns period, certainly making it more competitive than electrical probe memories with either DLC or TiN capping and bottom layers and other probe memories utilizing different active materials from phase-change media.
10.1080/14686996.2018.1534072-F0011Figure 11.Temperature variation at point A as a function of the pulse time for (a) crystallization and (c) amorphization, and the temperature distribution at point A at the onset of the pulse plateau for (d) crystallization and (d) amorphization.
…”
Section: Discussionmentioning
confidence: 99%
“…Later Wright’s model was expanded to three dimensions (3D) by Wang et al [ 48 , 49 , 50 ], who also introduced more physically realistic material properties (e.g., the thermal conductivity of the DLC media) and some important electrical/thermal behaviors previously ignored by Wright (e.g., threshold switching and electrical/thermal boundary resistance) into the improved model. This resulted in a newly optimized architecture composed of a SiO 2 encapsulated probe and a media stack consisting of 2 nm DLC capping with an electrical conductivity of 50 Ω −1 ⋅m −1 and a thermal conductivity of 0.5 W⋅m −1 ⋅K −1 , a 10 nm GST layer, and a 40 nm TiN bottom with an electrical conductivity of 5 × 10 6 Ω −1 ⋅m −1 and thermal conductivity of 12 W⋅m −1 ⋅K −1 .…”
Section: Current Status Of Phase-change Electrical Probe Memorymentioning
confidence: 99%
“…Given the fact that threshold voltage is approximately equal to the product of layer thickness and threshold field, a thin GST is usually preferable so as to reduce the threshold voltage and thus the written power for a given low writing pulse. Therefore, an optimized design of the electrical probe memory device has been proposed by taking into account aforementioned factors as well as the underlying issues from practical fabrication process [ 109 ], as shown in Fig. 14 .…”
Section: Reviewmentioning
confidence: 99%
“…The thickness of GST layer is fixed to be 10 nm, which is the typical thickness for phase-change probe memory [ 89 , 96 ]. The write and readout performances of the designed probe memory was assessed by a previously developed electro-thermal model that is, however, supplemented with several advanced modeling techniques including threshold switching, electrical contact resistance at PtSi/DLC interface, and thermal boundary resistance (TBR) at the interfaces of DLC/GST and GST/TiN [ 109 ]. The crystallization process in this model is determined by simultaneously solving the Laplace equation, classical heat transfer equation, and the nucleation-growth equation [ 6 , 58 , 103 ].…”
Section: Reviewmentioning
confidence: 99%