1998
DOI: 10.1007/bfb0028767
|View full text |Cite
|
Sign up to set email alerts
|

The ‘test model-checking’ approach to the verification of formal memory models of multiprocessors

Abstract: We offer a solution to the problem of verifying formal memory models of processors by combining the strengths of model-checking and a formal testing procedure for parallel machines. We characterize the formal basis for abstracting the tests into test automata and associated memory rule safety properties whose violations pinpoint the ordering rule being violated. Our experimental results on Verilog models of a commercial split transaction bus demonstrates the ability of our method to effectively debug design mo… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
15
0

Year Published

1999
1999
2010
2010

Publication Types

Select...
6
3

Relationship

1
8

Authors

Journals

citations
Cited by 22 publications
(15 citation statements)
references
References 18 publications
0
15
0
Order By: Relevance
“…Another approach for debugging a memory model is the "test model-checking" methodology [19]. In this approach, a memory model is verified against a state machine that generates a non-deterministic sequence of writes and test for certain assertions.…”
Section: Related Workmentioning
confidence: 99%
“…Another approach for debugging a memory model is the "test model-checking" methodology [19]. In this approach, a memory model is verified against a state machine that generates a non-deterministic sequence of writes and test for certain assertions.…”
Section: Related Workmentioning
confidence: 99%
“…Queries will be specified in a notation similar to test automata [25] which are finite state observers of computations. We will generate Boolean satisfiability instances out of putative queries, and using Boolean satisfiability tools [26] arrive at either an answer in the affirmative ("SAT") or explain why certain scenarios are impossible using unsatisfiability cores [27].…”
Section: Formal Modeling Of Mpimentioning
confidence: 99%
“…We have recently finished such a formal specification for the Intel Itanium shared memory and built a tool that helps users query the specification using specific (short) shared memory concurrent assembly programs that have embedded assertions [25]. If these assertions can be satisfied, our tool emits an interleaving of the concurrent assembly language instructions that can satisfy the assertions.…”
Section: Formal Modeling Of Mpimentioning
confidence: 99%
“…proach [18] could automatically verify SC. Subsequent research showed that it actually verifies a weaker class than SC [19].…”
Section: Condon and Hu's Approachmentioning
confidence: 99%