Thermal Stress Analysis and Design Guidelines for Through Silicon Via Structure in 3D IC Integration

Zhang, Yuanxiang; Wang, Jiankun; Yu, Sijia

doi:10.1109/icept.2018.8480433

Search citation statements

Order By: Relevance

Paper Sections

Select...

Introduction1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

(1 citation statement)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In order to meet the requirements of modern circuit system functions, the concept of TSV vertical switching has been proposed and simulated [10,11,12,13]. During the fabrication of the TSV, thermal stress is generated around the TSV after thermal annealing due to the different thermal expansion coefficients of various materials [14,15,16,17,18,19]. Mobility is a function of stress, and even if stress does not have a destructive effect on the structure, it can affect the mobility of the substrate device, which in turn affects the overall performance [20,21,22,23].…”

Section: Introductionmentioning

confidence: 99%

Effect of annealing residual stress on mobility of TSV vertical switch

Wang,

Ren,

Yin

et al. 2024

IEICE Electron. Express

View full text Add to dashboard Cite

The effect of internal radial stress generated during the annealing process on the mobility of through-silicon via (TSV) vertical switch are analyzed in detail, by employing finite element software ANSYS and orthogonal experimental design method. The results show that, the TSV diameter has the largest effect on the mobility of the TSV vertical switch, while the equilateral triangle array produces the smallest effect of stress at the same distance.

show abstract