2015 IEEE 65th Electronic Components and Technology Conference (ECTC) 2015
DOI: 10.1109/ectc.2015.7159850
|View full text |Cite
|
Sign up to set email alerts
|

Thermal stress destruction analysis in low-k layer by via-last TSV structure

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
6
0

Year Published

2016
2016
2022
2022

Publication Types

Select...
5
3

Relationship

0
8

Authors

Journals

citations
Cited by 9 publications
(6 citation statements)
references
References 13 publications
0
6
0
Order By: Relevance
“…That thermal stress delaminates the interface between copper and silicon. 2 It also causes stress and cracks in the surrounding silicon. 2,3 The thermal stress of copper TSV has been studied with different structural designs, such as the impacts of TSV diameter 4,5 and TSV geometry.…”
mentioning
confidence: 99%
See 1 more Smart Citation
“…That thermal stress delaminates the interface between copper and silicon. 2 It also causes stress and cracks in the surrounding silicon. 2,3 The thermal stress of copper TSV has been studied with different structural designs, such as the impacts of TSV diameter 4,5 and TSV geometry.…”
mentioning
confidence: 99%
“…2 It also causes stress and cracks in the surrounding silicon. 2,3 The thermal stress of copper TSV has been studied with different structural designs, such as the impacts of TSV diameter 4,5 and TSV geometry. 5 According to K. H. Lu research, 4 the larger the TSV diameter, the greater the stress acting on the surrounding silicon.…”
mentioning
confidence: 99%
“…For example, at room temperature the ITCs between common metals (e.g. Au, Al, and Ag) and graphene range from ~30 to 100 MW m -2 K -1 (figure 8(a)) [146,266,[349][350][351][352][353], whereas the ITCs of metal/silicon interface are typically >150 MW m -2 K -1 , and the phonon ITC of epitaxial solid/solid interfaces can reach ~700 MW m -2 K -1 [354,355]. Similarly, the ITCs between metals and another 2D material, MoS 2 , are even lower, 20-26 MW m -2 K -1 [356].…”
Section: Interfacial Thermal Conductance Between 2d/3d and 2d/2d Mate...mentioning
confidence: 99%
“…However, due to the large TEC mismatch between the silicon substrate and copper, copper expands 8 times larger than silicon, resulting in high thermal stresses in all directions during the manufacturing process. These thermal stresses of copper through-silicon via (TSV) lead to copper pumping, 1-3 cracking, 1,4,5 and delamination. 6,7 Low TEC of copper has been reported only by V.Q.…”
mentioning
confidence: 99%