2015 IEEE International Symposium on Nanoelectronic and Information Systems 2015
DOI: 10.1109/inis.2015.72
|View full text |Cite
|
Sign up to set email alerts
|

Three Dimensional Integration Technology Applied to Neuromorphic Hardware Implementation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
2
1
1

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(4 citation statements)
references
References 21 publications
0
4
0
Order By: Relevance
“…The usage of TSVs (Figure 12(b)) can be extended to other configurations, as explained by Ehsan et al [112]. In particular, redundant and superfluous dummy TSVs were used as membrane capacitors [113], [114]. Such configurations can enhance the performance without increasing the silicon area.…”
Section: ×mentioning
confidence: 99%
“…The usage of TSVs (Figure 12(b)) can be extended to other configurations, as explained by Ehsan et al [112]. In particular, redundant and superfluous dummy TSVs were used as membrane capacitors [113], [114]. Such configurations can enhance the performance without increasing the silicon area.…”
Section: ×mentioning
confidence: 99%
“…It is now commonly known that 3D integration makes it feasible to achieve high interconnect densities, wide bandwidth, minimum energy consumption and form factors, and the heterogeneous integration of numerous packages [45][46][47][48][49][50][51][52][53]. The superior bandwidth gained by the 3D integration of various memory devices has refueled interest in parallel and sequential HPC technologies, which are regaining popularity in cutting-edge fields like deep learning, neuromorphic computing, networks-on-chip, and 5G/6G communication networks [54][55][56][57][58].…”
Section: Evolution Of Through-hole Technologymentioning
confidence: 99%
“…It has also been utilized to stack neuromorphic chips. Through silicon vias (TSVs) are commonly used to physically implement 3D integration approaches for neuromorphic systems [1058], [2066], [2385]- [2387], partially because utilizing TSVs in neuromorphic systems help mitigate some of the issues that arise with using TSVs, such as parasitic capacitance [2388]; however, other technologies have also been utilized in 3D integration, such as microbumps [2389]. 3D integration is commonly used in neuromorphic systems with a variety of other technologies, such as memristors [866], [2390]- [2393], phase change memory [2093], and CMOS-molecular (CMOL) systems [2394].…”
Section: A Communicationmentioning
confidence: 99%