2023
DOI: 10.1016/j.microrel.2023.115130
|View full text |Cite
|
Sign up to set email alerts
|

Threshold voltage instability in SiO2-gate semi-vertical GaN trench MOSFETs grown on silicon substrate

M. Fregolent,
A. Del Fiol,
C. De Santi
et al.
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 22 publications
0
1
0
Order By: Relevance
“…During the experiment, the evolution of device parameters such as the threshold voltage, gate capacitance, ON-resistance, and others is monitored as a function of the stress (or recovery) time and applied bias. instance, the evolution of the threshold voltage or the capacitance is usually correlated with traps in the gate insulation in MOSFETs [101][102][103], or the AlGaN barrier in HEMTs [104,105], which is sometimes also coupled with inhibition effects due to defects clustered close to the transistors' channel [106,107]. Moreover, the analysis of the dynamic R ON or the drain current during stress can provide information on defects in the buffer layer [6,7,108] or in the passivation [109,110].…”
Section: Characterization Of Deep Levels In Transistorsmentioning
confidence: 99%
“…During the experiment, the evolution of device parameters such as the threshold voltage, gate capacitance, ON-resistance, and others is monitored as a function of the stress (or recovery) time and applied bias. instance, the evolution of the threshold voltage or the capacitance is usually correlated with traps in the gate insulation in MOSFETs [101][102][103], or the AlGaN barrier in HEMTs [104,105], which is sometimes also coupled with inhibition effects due to defects clustered close to the transistors' channel [106,107]. Moreover, the analysis of the dynamic R ON or the drain current during stress can provide information on defects in the buffer layer [6,7,108] or in the passivation [109,110].…”
Section: Characterization Of Deep Levels In Transistorsmentioning
confidence: 99%