2021
DOI: 10.1109/tcsi.2021.3055830
|View full text |Cite
|
Sign up to set email alerts
|

Time-Domain Computing in Memory Using Spintronics for Energy-Efficient Convolutional Neural Network

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
13
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
6
1
1

Relationship

0
8

Authors

Journals

citations
Cited by 51 publications
(13 citation statements)
references
References 37 publications
0
13
0
Order By: Relevance
“…Although such architectures present excellent energyefficiency, the analog nature of computing introduces errors and approximations, which limits their use to error-tolerant applications only [139]. Moreover, the large area and power overhead of ADCs further limits the use of analog computing to low-precision architectures [140], [141].…”
Section: Discussionmentioning
confidence: 99%
“…Although such architectures present excellent energyefficiency, the analog nature of computing introduces errors and approximations, which limits their use to error-tolerant applications only [139]. Moreover, the large area and power overhead of ADCs further limits the use of analog computing to low-precision architectures [140], [141].…”
Section: Discussionmentioning
confidence: 99%
“…In precharge phase, the output nodes SU M, SU M, C out , and C out precharge to logic '1'. In evaluation phase, the transistor MN1 of both the sum and carry circuits is ON and output is determined according to the (10) and (11). (11) The "SU M" and "C out " and their dependence on resistance configuration of CMOS logic tree and MTJ pair are shown in Table 3.…”
Section: Full Addermentioning
confidence: 99%
“…It demonstrates great potential in the post-Moore era. Owing to its large density, reliability, and low power dissipation, spintronic memory has attracted a great attention in applications such as memory [3], [4], logic [5], in-memory computing [6], [7], data encryption [8], approximate computing [9], [10], and neuromorphic computing [11], [12]. Spin transfer torque magnetic random-access memory (STT-MRAM) and spin orbit torque MRAM (SOT-MRAM) are seen as a promising replacement for the CMOS based on-chip memories [13].…”
Section: Introductionmentioning
confidence: 99%
“…Spintronic devices present advantages for the integration since they are compatible with CMOS and the same technology can be used to implement both artificial neurons and synapses [22,23]. Research shows that arrays of spintronic memories are promising for associative memories [24], spiking neural networks [25] and convolutional neural networks with time-domain computing [26]. However, implementing in parallel all the multiply-and-accumulate operations of a convolution requires extremely large crossbar arrays.…”
Section: Introductionmentioning
confidence: 99%