1997
DOI: 10.1109/40.566194
|View full text |Cite
|
Sign up to set email alerts
|

Tiny Tera: a packet switch core

Abstract: -In this paper, we present the Tiny Tera: a small packet switch with an aggregate bandwidth of 320Gb/s. The Tiny Tera is a CMOS-based input-queued, fixed-size packet switch suitable for a wide range of applications such as a highperformance ATM switch, the core of an Internet router or as a fast multiprocessor interconnect. Using off-the-shelf technology, we plan to demonstrate that a very highbandwidth switch can be built without the need for esoteric optical switching technology. By employing novel schedulin… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

1
106
0

Year Published

2002
2002
2017
2017

Publication Types

Select...
6
3

Relationship

0
9

Authors

Journals

citations
Cited by 242 publications
(108 citation statements)
references
References 12 publications
1
106
0
Order By: Relevance
“…Most implementation proposals for WFQ utilize the centralized nature of the operation of a switch and assume fixedsize packets to provide fair queuing [1], [14]. In typical WFQ implementations on centralized routers, a WFQ algorithm at each egress port executes independently and in parallel with those at other egress ports [15].…”
Section: B Wfq Implementationsmentioning
confidence: 99%
“…Most implementation proposals for WFQ utilize the centralized nature of the operation of a switch and assume fixedsize packets to provide fair queuing [1], [14]. In typical WFQ implementations on centralized routers, a WFQ algorithm at each egress port executes independently and in parallel with those at other egress ports [15].…”
Section: B Wfq Implementationsmentioning
confidence: 99%
“…The fabric of a crossbar-based packet switch can be either unbuffered [1] or internally buffered [2]. The similarity between these two variants lies in the quadratic growth of their cost with the number of switch ports.…”
Section: Introductionmentioning
confidence: 99%
“…The crossbar-based fabric switch is the dominant architecture for today's high-performance packet switches [1] [2]. The fabric of a crossbar-based packet switch can be either unbuffered [1] or internally buffered [2].…”
Section: Introductionmentioning
confidence: 99%
“…iSLIP is a good example of an iterative matching scheme. Although iSLIP provides 100% throughput for uniform independent traffic, because of the arbitration time and connection state amount of this arbitration scheme, it has been proposed for a small number of ports [7] due to its centralized implementation (i.e., 32 for iSLIP). Transmission of phases: request, grant, and acknowledge are performed within a cell slot between input and output arbiters.…”
Section: Introductionmentioning
confidence: 99%