2020
DOI: 10.1504/ijhpsa.2020.10029187
|View full text |Cite
|
Sign up to set email alerts
|

Towards designing quantum reversible 32-bit MIPS register file

Abstract: Reversible circuit design can be applied in various emerging technologies such as quantum computing. Since researchers have proposed many building blocks and designed small circuits (e.g., reversible full adder) already, it is the time to design large-scale reversible circuits. This paper proposes a novel quantum reversible 32-bit MIPS register file for quantum computer processors. It presents a reversible 5-to-32 decoder, 32 reversible buffer registers, and two reversible 32-to-1 multiplexers, too. The propos… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2022
2022

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 4 publications
0
1
0
Order By: Relevance
“…In order to detect bit errors of reversible-circuits, we can design them with PP ability [30][31][32][33][34]. In the following section, we introduce three PPR logic blocks, including Double Feynman Gate (DFG), FRedkin-Gate (FRG), and Bolhassani Haghparast Parity-Preserving Full-adder (BHPF) gates.…”
Section: Reversible Gatesmentioning
confidence: 99%
“…In order to detect bit errors of reversible-circuits, we can design them with PP ability [30][31][32][33][34]. In the following section, we introduce three PPR logic blocks, including Double Feynman Gate (DFG), FRedkin-Gate (FRG), and Bolhassani Haghparast Parity-Preserving Full-adder (BHPF) gates.…”
Section: Reversible Gatesmentioning
confidence: 99%