2018
DOI: 10.1109/tvlsi.2018.2863954
|View full text |Cite
|
Sign up to set email alerts
|

Trident: Comprehensive Choke Error Mitigation in NTC Systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2021
2021

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 39 publications
0
1
0
Order By: Relevance
“…Tests start by measuring a pulse Id ~ Vg with Vd=0.1 V and a pulse edge time of 3 μs. The Vg is then stepped from zero to 0.5 V and Id is monitored against time under Vd=0.1 V. The average threshold voltage of the nMOSFETs used here is 0.45 V and Vg is chosen to be Vth+0.05 V, as the requirement of low power is driving Vdd towards Vth and the near threshold computing acutely suffers from RTN [28]. The temperature is between 28 o C and 125 o C.…”
Section: B Devices and Measurementmentioning
confidence: 99%
“…Tests start by measuring a pulse Id ~ Vg with Vd=0.1 V and a pulse edge time of 3 μs. The Vg is then stepped from zero to 0.5 V and Id is monitored against time under Vd=0.1 V. The average threshold voltage of the nMOSFETs used here is 0.45 V and Vg is chosen to be Vth+0.05 V, as the requirement of low power is driving Vdd towards Vth and the near threshold computing acutely suffers from RTN [28]. The temperature is between 28 o C and 125 o C.…”
Section: B Devices and Measurementmentioning
confidence: 99%