2016
DOI: 10.21817/ijet/2016/v8i6/160806231
|View full text |Cite
|
Sign up to set email alerts
|

True Synthesizable Criticalpath and False Path Filtering Using Atpg

Abstract: Abstract-Timing analysis is performed to meet the user specified timing constraints of the design. All chips must pass the timing checks and meet user specified the timing constraints of the design before fabrication. Static Timing Analysis (

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 6 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?