Turn-aware Application Mapping using Reinforcement Learning in Power Gating-enabled Network on Chip

Shammasi, Mohammadmehdi; Baharloo, Mohammad; Abdollahi, Meisam; Baniasadi, Amirali

doi:10.1109/mcsoc57363.2022.00061

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Article2

Other1

Relationship

Self Cite0

Independent3

Authors

Journals

Cited by 3 publications

References 27 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

A comprehensive study and holistic review of empowering network-on-chip application mapping through machine learning techniques

Asadi

2024

Discov Electron

View full text Add to dashboard Cite

A comprehensive study and holistic review of empowering network-on-chip application mapping through machine learning techniques

Asadi

2024

Discov Electron

View full text Add to dashboard Cite

Latest Innovations in Intelligent Network-on-Chip Architectures: A Systematic Review

Kakoulli

2024

2024 17th IEEE/ACM International Workshop on Network on Chip Architectures (NoCArc)

View full text Add to dashboard Cite

Hardware Design and Verification with Large Language Models: A Scoping Review, Challenges, and Open Issues

Abdollahi,

Yeganli,

Baharloo

et al. 2024

Electronics

View full text Add to dashboard Cite

Background: Large Language Models (LLMs) are emerging as promising tools in hardware design and verification, with recent advancements suggesting they could fundamentally reshape conventional practices. Objective: This study examines the significance of LLMs in shaping the future of hardware design and verification. It offers an extensive literature review, addresses key challenges, and highlights open research questions in this field. Design: in this scoping review, we survey over 360 papers most of the published between 2022 and 2024, including 71 directly relevant ones to the topic, to evaluate the current role of LLMs in advancing automation, optimization, and innovation in hardware design and verification workflows. Results: Our review highlights LLM applications across synthesis, simulation, and formal verification, emphasizing their potential to streamline development processes while upholding high standards of accuracy and performance. We identify critical challenges, such as scalability, model interpretability, and the alignment of LLMs with domain-specific languages and methodologies. Furthermore, we discuss open issues, including the necessity for tailored model fine-tuning, integration with existing Electronic Design Automation (EDA) tools, and effective handling of complex data structures typical of hardware projects. Conclusions: this survey not only consolidates existing knowledge but also outlines prospective research directions, underscoring the transformative role LLMs could play in the future of hardware design and verification.

show abstract

Turn-aware Application Mapping using Reinforcement Learning in Power Gating-enabled Network on Chip

Cited by 3 publications

References 27 publications

A comprehensive study and holistic review of empowering network-on-chip application mapping through machine learning techniques

A comprehensive study and holistic review of empowering network-on-chip application mapping through machine learning techniques

Latest Innovations in Intelligent Network-on-Chip Architectures: A Systematic Review

Hardware Design and Verification with Large Language Models: A Scoping Review, Challenges, and Open Issues

Contact Info

Product

Resources

About