1994
DOI: 10.1109/16.297727
|View full text |Cite
|
Sign up to set email alerts
|

Two-dimensional simulations of drain-current transients in GaAs MESFET's with semi-insulating substrates compensated by deep levels

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
21
0

Year Published

1999
1999
2010
2010

Publication Types

Select...
4
1
1

Relationship

3
3

Authors

Journals

citations
Cited by 42 publications
(21 citation statements)
references
References 26 publications
0
21
0
Order By: Relevance
“…Fig.2 shows calculated drain-current responses of normal AlGaN/GaN HEMTs when V D is raised abruptly from 0 V to 20 V (upper) or when it is lowered abruptly from 20 V to 10 V (lower), where the gate voltage (V G ) is kept constant at 0 V. Here N DD is 5x10 16 cm -3 and N DA is 2x10 16 cm -3 , and three cases with different E C -E DD are shown. In the cases when V D is raised, initially an extremely large transient overshoot is observed (Horio and Fuseya, 1994). This is because the drain voltage is initially applied along the gate-to-drain bulk region.…”
Section: Drain Lagmentioning
confidence: 99%
See 1 more Smart Citation
“…Fig.2 shows calculated drain-current responses of normal AlGaN/GaN HEMTs when V D is raised abruptly from 0 V to 20 V (upper) or when it is lowered abruptly from 20 V to 10 V (lower), where the gate voltage (V G ) is kept constant at 0 V. Here N DD is 5x10 16 cm -3 and N DA is 2x10 16 cm -3 , and three cases with different E C -E DD are shown. In the cases when V D is raised, initially an extremely large transient overshoot is observed (Horio and Fuseya, 1994). This is because the drain voltage is initially applied along the gate-to-drain bulk region.…”
Section: Drain Lagmentioning
confidence: 99%
“…On the other hand, when V D is lowered, initially a large transient undershoot is observed. This is also due to the abrupt change of drain voltage, as described above (Horio and Fuseya, 1994). Then, the drain currents remain at low values for some periods ("quasi-steady state") and begin to increase slowly, showing drain-lag behavior.…”
Section: Drain Lagmentioning
confidence: 99%
“…Here E C -E DD is 1.0 eV. When V Dfin is 6 to 10 V, the drain currents become constant temporarily around t = 10 -10 s ("quasi-steady state" [5]), and begin to decrease gradually after some time, reaching real steady-state values. For V Dfin = 20 V, the quasi-steady state is not observed, and for V Dfin = 2 V, no slow transients are observed.…”
Section: Introductionmentioning
confidence: 99%
“…This is called power (current) compression [2,3]. These are serious problems, and there are many experimental works reported on these phenomena, but only a few theoretical works are reported for HFETs [4,5], although several numerical analyses were made for MESFETs [6][7][8][9][10]. Also, the lag phenomena were studied by changing only V D or V G .…”
Section: Introductionmentioning
confidence: 99%
“…Figure 1 shows a modeled AlGaAs/GaAs HFET. As a substrate, we consider undoped semi-insulating GaAs where deep donors "EL2" (N EL2 ) compensate shallow acceptors (N Ai ) [6]. As a surface state, we consider an acceptor-type state, and vary its energy level E SA as a parameter, because the detailed information is not obtained for AlGaAs surface.…”
Section: Introductionmentioning
confidence: 99%