1999
DOI: 10.1117/12.350823
|View full text |Cite
|
Sign up to set email alerts
|

Ultrasonic monitoring of photoresist processing

Abstract: A high frequency ultrasonic technique has been developed to monitor photoresist processing in situ during semiconductor manufacturing. Photoresist pre-exposure bake and development have been monitored using the sensor, and the post-exposure bake has been studied as well. The in situ glass transition temperature (Tg ) was determined during the prebake for I-line films down to O.6im as well as for chemically-amplified DUV resists of similar thicknesses. Using classical reflection theory, photoresist properties s… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
3
0

Year Published

2002
2002
2014
2014

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 9 publications
0
3
0
Order By: Relevance
“…This oxide layer is deposited by a plasma enhanced chemical vapor deposition (PECVD) system and patterned/etched using a positive resist (Shipley 1827) in an inductively coupled plasma (ICP) etcher to form small oxide islands on the wafer. Before etching the oxide, the patterned resist is baked at 150 °C, above its glass transition temperature (T g ~ 120 °C [34]), for 15 min to reflow and to get sloped sidewalls. The sloped sidewall of the resist will be transferred to the oxide layer during ICP etching of the oxide layer (the actual slope of the sidewall will also depend on the resist to oxide etch rate ratio in the etching process).…”
Section: Fabricationmentioning
confidence: 99%
“…This oxide layer is deposited by a plasma enhanced chemical vapor deposition (PECVD) system and patterned/etched using a positive resist (Shipley 1827) in an inductively coupled plasma (ICP) etcher to form small oxide islands on the wafer. Before etching the oxide, the patterned resist is baked at 150 °C, above its glass transition temperature (T g ~ 120 °C [34]), for 15 min to reflow and to get sloped sidewalls. The sloped sidewall of the resist will be transferred to the oxide layer during ICP etching of the oxide layer (the actual slope of the sidewall will also depend on the resist to oxide etch rate ratio in the etching process).…”
Section: Fabricationmentioning
confidence: 99%
“…For positive-tone resist such as DNQ/novolac resists, subjecting the resist to temperatures above 100 °C can have the same effect as exposure, namely decomposition of the DNQ photoactive compound which may degrade feature size and uniformity (Morton, et al 1999). Hence, the bake temperature has to be constrained during softbake.…”
mentioning
confidence: 99%
“…To study the bake mechanism, Paniez et al [3] used in-situ ellipsomtery while Fadda et al [4] used contact angle measurements to monitor the resist thickness. Morton et al [5] used in-situ ultrasonic sensors to monitor the change in resist properties to determine whether the resist has been sufficiently cured, thereby determining the endpoint of the softbake process. In related work, Lee et al [7] used in-situ multiwavelength reflection spectrometer to measure the resist thickness versus bake time and then real time feedback control applied to improve thickness uniformity.…”
Section: Introductionmentioning
confidence: 99%