Advances in Embedded and Fan‐Out Wafer‐Level Packaging Technologies 2019
DOI: 10.1002/9781119313991.ch4
|View full text |Cite
|
Sign up to set email alerts
|

Ultrathin 3D FO‐WLP eWLB‐PoP (Embedded Wafer‐Level Ball Grid Array‐Package‐on‐Package) Technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2021
2021

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 7 publications
0
1
0
Order By: Relevance
“…FO-WLP is capable of manufacturing thinfilm circuits with multilayer redistribution layers (RDLs). Signals of elements in a 2-D ultrasonic transducer array are allowed to be unconstrained for the 2-D array size [28,29]. The embedded FO-WLP can make ultrasonic transducer arrays compatible with FPCB and ASIC pitch requirements and give the flexibility of the design and fabrication of FPCB IEICE Electronics Express, Vol.VV, No.NN, 1-6 and ASIC.…”
Section: Introductionmentioning
confidence: 99%
“…FO-WLP is capable of manufacturing thinfilm circuits with multilayer redistribution layers (RDLs). Signals of elements in a 2-D ultrasonic transducer array are allowed to be unconstrained for the 2-D array size [28,29]. The embedded FO-WLP can make ultrasonic transducer arrays compatible with FPCB and ASIC pitch requirements and give the flexibility of the design and fabrication of FPCB IEICE Electronics Express, Vol.VV, No.NN, 1-6 and ASIC.…”
Section: Introductionmentioning
confidence: 99%