2009
DOI: 10.1109/jstqe.2009.2021956
|View full text |Cite
|
Sign up to set email alerts
|

Unequally Spaced Waveguide Arrays for Silicon Nanomembrane-Based Efficient Large Angle Optical Beam Steering

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
11
0

Year Published

2011
2011
2021
2021

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 32 publications
(11 citation statements)
references
References 16 publications
0
11
0
Order By: Relevance
“…Techniques such as high temperature annealing, special hydrogen plasma passivation steps, and patterning waveguides before the solid-phase crystallization (SPC) of deposited amorphous silicon were shown to reduce the propagation loss [12,13]. Lowest losses ranging from 7dB/cm to 13dB/cm were reported in polycrystalline silicon waveguides with cross sectional dimensions of approximately 450 x 250 nm [12,14,15], and from 1dB/cm to 2dB/cm in crystalline silicon waveguides withsimilar dimensions [16,17]. Additionally, if the temperature process is limited to about 600°C, which is compatible with standard CMOS processes, the Q-factor of the ring resonators fabricated on polysilicon layers drops by an order of magnitude [10,18], indicating even higher losses.…”
Section: Vertically Integrated Double-layer On-chip Silicon Membranesmentioning
confidence: 99%
See 4 more Smart Citations
“…Techniques such as high temperature annealing, special hydrogen plasma passivation steps, and patterning waveguides before the solid-phase crystallization (SPC) of deposited amorphous silicon were shown to reduce the propagation loss [12,13]. Lowest losses ranging from 7dB/cm to 13dB/cm were reported in polycrystalline silicon waveguides with cross sectional dimensions of approximately 450 x 250 nm [12,14,15], and from 1dB/cm to 2dB/cm in crystalline silicon waveguides withsimilar dimensions [16,17]. Additionally, if the temperature process is limited to about 600°C, which is compatible with standard CMOS processes, the Q-factor of the ring resonators fabricated on polysilicon layers drops by an order of magnitude [10,18], indicating even higher losses.…”
Section: Vertically Integrated Double-layer On-chip Silicon Membranesmentioning
confidence: 99%
“…Another interesting class of such artificial materials is the subwavelength nanostructure (SWN). Using SWN as a low index material was proposed in 2009 15 . A coupling efficiency of 43% (3.7dB) has been reported for TM polarized light around 1550 nm 16 .…”
Section: Cmos Compatible High Efficiency Subwavelength Grating Couplementioning
confidence: 99%
See 3 more Smart Citations