2006 International Electron Devices Meeting 2006
DOI: 10.1109/iedm.2006.346872
|View full text |Cite
|
Sign up to set email alerts
|

Unexpected mobility degradation for very short devices : A new challenge for CMOS scaling

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

7
59
0

Year Published

2009
2009
2022
2022

Publication Types

Select...
3
3
2

Relationship

0
8

Authors

Journals

citations
Cited by 110 publications
(66 citation statements)
references
References 15 publications
7
59
0
Order By: Relevance
“…19,20 Regarding the impact of the sSOI substrate, it clearly appears that, on one hand, the electron mobility increased in nFET devices fabricated on sSOI substrates. On the other hand, pFET devices present a degraded mobility compared to reference devices.…”
Section: Fd-soi Devices Process and Resultsmentioning
confidence: 99%
“…19,20 Regarding the impact of the sSOI substrate, it clearly appears that, on one hand, the electron mobility increased in nFET devices fabricated on sSOI substrates. On the other hand, pFET devices present a degraded mobility compared to reference devices.…”
Section: Fd-soi Devices Process and Resultsmentioning
confidence: 99%
“…It is first attributed to the halo implants as its contribution to the channel doping concentration increases with decreasing gate length (Romanjek et al, 2004). However, this mobility degradation is also observed in the undoped double gate MOS www.intechopen.com transistors (Cros et al, 2006) and the undoped fully-depleted silicon-on-insulator (FD-SOI) MOS transistors (Cassé et al, 2009). This indicates that the halo implant is not the dominant factor involved in the degradation.…”
Section: Virtual Source Model For Nanoscale Transistors In Saturationmentioning
confidence: 96%
“…Since the relationship between the carrier velocity and the low-field mobility is wellestablished (Khakifirooz & Antoniadis, 2006), we can have a better understanding of the apparent velocity saturation in the nanoscale MOS transistors by looking at the mobility. A strong reduction of mobility is typically observed in the silicon-based MOS transistors when the gate length is scaled (Romanjek et al, 2004;Cros et al, 2006;Cassé et al, 2009;Huet et al, 2008;Fischetti & Laux, 2001). The reason of this degradation is still not clearly understood.…”
Section: Virtual Source Model For Nanoscale Transistors In Saturationmentioning
confidence: 99%
See 1 more Smart Citation
“…More recently, new characterization methodologies exploiting high-frequency capacitance measurements [1] as well as the magnetoresistance technique [2] made it possible to carry out accurate mobility measurements in short-channel MOSFETs, showing that carrier mobility decreases as the channel length is reduced down to 30 nm and less [3]. Electron mobility is silicon nanowire (NW) FETs has been throughly investigated in Ref.…”
Section: Introductionmentioning
confidence: 99%