2020
DOI: 10.1007/s11664-020-08182-y
|View full text |Cite
|
Sign up to set email alerts
|

Uniformity of Gate Dielectric for I/O and Core HK/MG pMOSFETs with Nitridation Treatments

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 38 publications
0
1
0
Order By: Relevance
“…Using Equations ( 2) and (3), ∆N it and ∆N ot can be decoupled after hot carrier stress. These two amounts also explain the degradation level of the oxide trap and interface trap state for a tested device under a long-time operation, as shown in Figure 11 with W/L = 1/0.03 µm under different plasma nitridation treatments [21,39,40]. ∆N it or ∆N ot with different nitridation treatments exposes the different historical trends in hot carrier stress.…”
Section: Hc Lifetime Model For N-mosfetsmentioning
confidence: 85%
“…Using Equations ( 2) and (3), ∆N it and ∆N ot can be decoupled after hot carrier stress. These two amounts also explain the degradation level of the oxide trap and interface trap state for a tested device under a long-time operation, as shown in Figure 11 with W/L = 1/0.03 µm under different plasma nitridation treatments [21,39,40]. ∆N it or ∆N ot with different nitridation treatments exposes the different historical trends in hot carrier stress.…”
Section: Hc Lifetime Model For N-mosfetsmentioning
confidence: 85%