USB Transceiver With a Serial Interface Engine and FIFO Queue for Efficient FPGA-to-FPGA Communication

Abstract

This paper presents a universal serial bus (USB) transceiver with a serial interface engine (SIE) and an asynchronous first-in first-out (FIFO) queue for packet transformation and data transmission in field-programmable gate array (FPGA)-to-FPGA communication. The SIE block receives the data to be transmitted from the central processing unit of a PC and transfers those data to the universal transceiver macrocell interface, which handles data serialization and deserialization, bit stuffing, clock recovery, and clock synchronization. An asynchronous FIFO queue of 2 kilobits is designed to guarantee correct communication between two FPGA development boards. A parallel-in serial-out block converts parallel input data into serial data. A product identification (PID) check block determines whether the serial data are in the USB packet format. The cyclic redundancy check (CRC) checksums, namely CRC5 and CRC16, are presented with data check statements. After passing through the NRZI decoder, bit-unstuffing, PID check, and CRC16 blocks, the received serial data are converted into parallel output data by using a serial-in parallel-out block. The FPGA-to-FPGA communication design operates correctly. An application-specific integrated circuit (ASIC) of the USB transceiver is implemented using TSMC 0.18-µm CMOS technology. The gate counts, power consumption, operating frequency, and chip area of the ASIC are 14,547, 2.6742 mW, 50 MHz, and 0.7 × 0.67 mm 2 , respectively, at a supply voltage of 1.8 V and total pin number of 38.INDEX TERMS Universal serial bus (USB), first-in first-out (FIFO), serial interface engine (SIE), field-programmable gate array (FPGA), application-specific integrated circuit (ASIC), USB physical layer (PHY), cyclic redundancy check (CRC), CMOS process.

Sigma-Delta Selective Harmonic Elimination in Cascaded H-Bridge Multilevel Inverters Using FPGA-Enabled Recurrent Neural Network-Newton Raphson Algorithm

“…However, as technology advanced, producers discovered strategies for adding new functionality to the software running on already-in-use hardware. The term reconfigurable system refers to programmable hardware that allows for the modification of sub-system configurations even after manufacture termed as Field Programmable Gate Array (FPGA) [16].…”

High-Performance and Energy-Efficient Fault Tolerance FPGA-to-FPGA Communication

“…In [12], a node-to-node communication interface Unified PHY interface (UPI) is proposed that can transmit various bus communication protocols like Ethernet protocol and PCIe protocols simultaneously, for reliable and efficient inter-processor communication in Field Programmable System-in-Chip or Platform-FPGA architectures. An FPGA-to-FPGA communication system is designed and implemented in [13] using USB transceiver with an asynchronous FIFO queue and SIE block.…”

Enhancing High-Speed Data Transfer in Fpga-Based Systems: An Innovative Usb 3.0 Communication Interface Design

“…A Universal Serial Bus (USB) interface is an interface that transmits data over Ethernet. Typically found in PCs designed by different companies, such as Intel, Compaq, NEC, Digital, Northern, IBM, and Microsoft [1]. In data transmission, with the growth of multimedia data such as images and videos in computer applications, the transmission rate of external device interfaces has been put forward a higher demand, and the maximum transmission speed of USB 3.0 can reach up to 5 Gb/s.…”