2001
DOI: 10.1002/scj.1065
|View full text |Cite
|
Sign up to set email alerts
|

Using ATPG vectors for BIST test pattern generator

Abstract: SUMMARYAs a solution to improve the characteristics of pseudo-random pattern tests, a BIST-oriented test pattern generator (TPG) designed to achieve complete coverage of stuck-at faults with short test sequences is proposed. In the proposed method, ATPG vector sets are split-shifted to obtain pseudo-random vectors, and such vectors are then used in a mixed test pattern. Since random pattern resistant faults are detected by ATPG vectors, stuck-at faults can be covered completely with a short test sequence. This… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2003
2003
2003
2003

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 17 publications
0
1
0
Order By: Relevance
“…6 is not required but it is necessary to integrate the ROM. If the number of inputs of the CUT is m, there are 5.65 ROM bits per gate [18], and there are 16 gates per stage of LFSR, the LFSR part of the proposed TPG becomes equivalent to (16 × 5.65 × m) bits. The on-chip ROM becomes (number of ATPG vectors × m) bits.…”
Section: Reduction Effect Of Atpg Vector Sequencementioning
confidence: 99%
“…6 is not required but it is necessary to integrate the ROM. If the number of inputs of the CUT is m, there are 5.65 ROM bits per gate [18], and there are 16 gates per stage of LFSR, the LFSR part of the proposed TPG becomes equivalent to (16 × 5.65 × m) bits. The on-chip ROM becomes (number of ATPG vectors × m) bits.…”
Section: Reduction Effect Of Atpg Vector Sequencementioning
confidence: 99%