JFSA 2022
DOI: 10.51976/jfsa.512202
|View full text |Cite
|
Sign up to set email alerts
|

Using Power Reduction Techniques, a Comparison of Differential and Latch Type Sense Amplifier Circuits

Abstract: Researchers have investigated several different sense amplifiers’ yield and other quantitative features. Amplification is required for various power-saving methods, including the sleep transistor, the sleep stack, the sleepy keeper, and others. This study aims to evaluate how much energy is consumed by the many different sense amplifier topologies. Simulations have shown that adopting a sleep transistor approach can significantly reduce the amount of power lost even while operating at 1.2V.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 28 publications
(36 reference statements)
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?