2011 Proceedings of IEEE Southeastcon 2011
DOI: 10.1109/secon.2011.5752916
|View full text |Cite
|
Sign up to set email alerts
|

Validation of scheduling techniques to reduce peak temperature on an architectural level platform set-up

Abstract: In this paper, we have proposed a novel architectural level simulation platform set-up to study the temperature characteristics of a processor system, when applying different speed scheduling schemes to execute the desired workload. Our simulation platform set-up is very practical as it combines the most practical simulation models, and uses the industrystandardized benchmark SPEC CPU2000 as the input to the platform. On this novel platform set-up we have compared two speed scheduling techniques, namely m-osci… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 35 publications
(38 reference statements)
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?