2018
DOI: 10.1080/00207217.2018.1460873
|View full text |Cite
|
Sign up to set email alerts
|

Variation aware intuitive clock gating to mitigate on-chip power supply noise

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(1 citation statement)
references
References 10 publications
0
1
0
Order By: Relevance
“…The FinFET is a non-planar device; double gate transistor, which is either a bulk Silicon-On-Insulator (SOI) or on Silicon Wafers [2]- [9]. This is importantly based on single gate transistor design.…”
Section: Finfet Characteristics and Modelingmentioning
confidence: 99%
“…The FinFET is a non-planar device; double gate transistor, which is either a bulk Silicon-On-Insulator (SOI) or on Silicon Wafers [2]- [9]. This is importantly based on single gate transistor design.…”
Section: Finfet Characteristics and Modelingmentioning
confidence: 99%