Verification Components Reuse

Abstract

Design verification of ASICs is often approached in an ad-hoc manner without the care, planning and scrutiny that usually accompanies a typical design effort. As the complexity of ASIC design increases, it is expected that the complexity of verification environments of such designs will increase as well. To reduce development time and effort, design reuse or the use of design blocks from one project to the next is often practiced. In this work, and in an effort to improve the efficiency of design verification efforts, we propose a methodology that advocates verification components reuse. The proposed approach utilizes a bottom-up, functional design verification strategy that encourages building and using modular and reusable verification components. The design of the hardware for the IEEE Ten Gigabit Ethernet standard is used to illustrate the feasibility and applicability of this approach.

An Approach Converting XMI to SMV

“…The use of model checkers for formal verification and automated software testing has received more and more attention in the literatures 0 [2]. When we use the model checker tool NuSMV, we have to program the code for the model we built firstly.…”