2000 International Semiconductor Conference. 23rd Edition. CAS 2000 Proceedings (Cat. No.00TH8486)
DOI: 10.1109/smicnd.2000.890255
|View full text |Cite
|
Sign up to set email alerts
|

Very high voltage planar devices using field plate and semi-resistive layers: design and fabrication

Abstract: An eflicient junction termination technique for 4kV devices is presented. The complementarity of a field plate and a semi-resistive layer is shown allowing us to fabricate planar devices with a very high breakdown voltage and to decrease the silicon area consumed. The dynamic behaviour of SIPOS terminated diodes is physically explained and modelled. A solution to improve the dynamic behaviour up to 3000V/ps is proposed. The following describes the complete design, electrical characteristics and fabrication of … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
4
0

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(4 citation statements)
references
References 6 publications
0
4
0
Order By: Relevance
“…There are several works on the interaction of termination and passivation structures of high-power silicon devices published, see, for example Refs. [26][27][28][29]. Macary et al have modeled the avalanche breakdown for biased ring structures and floating rings [26].…”
Section: Combined Concepts For Termination and Passivationmentioning
confidence: 99%
See 1 more Smart Citation
“…There are several works on the interaction of termination and passivation structures of high-power silicon devices published, see, for example Refs. [26][27][28][29]. Macary et al have modeled the avalanche breakdown for biased ring structures and floating rings [26].…”
Section: Combined Concepts For Termination and Passivationmentioning
confidence: 99%
“…They show an improvement of the breakdown voltage for the devices with additional SIPOS and additionally conclude a lower sensitivity of the JTE towards implantation dose. In evolution of these works, Dragomirescu et al have combined SIPOS with a Field Plate to fabricate devices with a breakdown voltage up to 4200V and a reduced chip area [29].…”
Section: Combined Concepts For Termination and Passivationmentioning
confidence: 99%
“…The model analysis indicates that the key factor for reducing the surface electric field is the coupling of the surface potentials with the SIPOS and the underlying silicon, thus leading to increased breakdown voltage [13]- [18]. The structure also extends the depletion region of the main junction such that the potential between the electrodes of two terminals is distributed linearly instead of nonlinearly [19], [20].…”
Section: Introductionmentioning
confidence: 99%
“…Charitat and co-workers published several works on the interaction of termination and passivation structures of high-power silicon devices, see, for example Refs. [12][13][14]. In conclusion of their works, termination and passivation areas cannot be strictly separated any longer, leading to complex three-dimensional structures for termination and passivation areas of high-power silicon devices.…”
mentioning
confidence: 99%