VHDL Implementation of NOC Architecture for UART Using Round Robin Arbiter

Khataniar, Beauti; Kumar, Manoj

doi:10.1007/978-981-10-6427-2_38

Cited by 1 publication

(1 citation statement)

References 14 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Analyzing the requirements of such advanced systems, a high performance, reusable and scalable NoC can be a promising solution (Jain et al, 2015). NoC proves to be a viable solution to overcome the problems arising because of the increase in the number of system on a single die (Khataniar and Kumar, 2017;Sougoumar, 2020). Owing to the increasing demand for implementation of dedicated communication fabrics, it is possible that future systems will be fabricated with a dedicated routing block stitched within each processing module.…”

Section: Introductionmentioning

confidence: 99%

Adaptive hybrid arbiter design for real-time traffic-aware scheduling

Khan

Mir

Din

2021

View full text Add to dashboard Cite

Purpose This work focused on a basic building block of an allocation unit that carries out the critical job of deciding between the conflicting requests, i.e. an arbiter unit. The purpose of this work is to implement an improved hybrid arbiter while harnessing the basic advantages of a matrix arbiter. Design/methodology/approach The basic approach of the design methodology involves the extraction of traffic information from buffer signals of each port. As the traffic arrives in the buffer of respective ports, information from these buffers acts as a source of differentiation between the ports receiving low traffic rates and ports receiving high traffic rates. A logic circuit is devised that enables an arbiter to dynamically assign priorities to different ports based on the information from buffers. For implementation and verification of the proposed design, a two-stage approach was used. Stage I comprises comparing the proposed arbiter with other arbiters in the literature using Vivado integrated design environment platform. Stage II demonstrates the implementation of the proposed design in Cadence design environment for application-specific integrated chip level implementation. By using such a strategy, this study aims to have a special focus on the feasibility of the design for very large-scale integration implementation. Findings According to the simulation results, the proposed hybrid arbiter maintains the advantage of a basic matrix arbiter and also possesses the additional feature of fault-tolerant traffic awareness. These features for a hybrid arbiter are achieved with a 19% increase in throughput, a 1.5% decrease in delay and a 19% area increase in comparison to a conventional matrix arbiter. Originality/value This paper proposes a traffic-aware mechanism that increases the throughput of an arbiter unit with some area trade-off. The key feature of this hybrid arbiter is that it can assign priorities to the requesting ports based upon the real-time traffic requirements of each port. As a result of this, the arbiter is dynamically able to make arbitration decisions. Now because buffer information is valuable in winning the priority, the presence of a fault-tolerant policy ensures that none of the priority is assigned falsely to a requesting port. By this, wastage of arbitration cycles is avoided and an increase in throughput is also achieved.

show abstract

Section: Introductionmentioning

confidence: 99%