2010 International Conference on Communication Control and Computing Technologies 2010
DOI: 10.1109/icccct.2010.5670536
|View full text |Cite
|
Sign up to set email alerts
|

VLSI implementation of single bit control system processor with efficient code density

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2019
2019

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 14 publications
0
1
0
Order By: Relevance
“…Both instructions and lookup tables (LUTs) are compressed to achieve an optimal CR. Based on the same method, Ranjith et al [20] applied the code compression in a delta-sigma control-system processor to reduce the memory cost and optimize power consumption in the processor. Based on the BCC, Chen et al [21] used dictionary-entry replacement algorithm to reduce the power consumption of the systems.…”
Section: Introductionmentioning
confidence: 99%
“…Both instructions and lookup tables (LUTs) are compressed to achieve an optimal CR. Based on the same method, Ranjith et al [20] applied the code compression in a delta-sigma control-system processor to reduce the memory cost and optimize power consumption in the processor. Based on the BCC, Chen et al [21] used dictionary-entry replacement algorithm to reduce the power consumption of the systems.…”
Section: Introductionmentioning
confidence: 99%