IEEE 2002 28th Annual Conference of the Industrial Electronics Society. IECON 02
DOI: 10.1109/iecon.2002.1185391
|View full text |Cite
|
Sign up to set email alerts
|

Voltage-balance limits in four-level diode-clamped converters with passive front ends

Abstract: Absfracf -Multilevel diode-clamped converters with more than three levels cannot maintain voltage balance in the DC-link capacitors for some operating conditions due to the existence of DC currents in the middle points. Since capacitors are either completely charged or discharged for those conditions, this circumstance severely limits practical application of these converters. The limit explored in this work is that the four-level converter cannot achieve voltage balance. Proper redundant vectors are selected … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

1
47
0
2

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 26 publications
(50 citation statements)
references
References 7 publications
1
47
0
2
Order By: Relevance
“…The increasing number of redundancies makes difficult the design of a criterion to choose the most convenient redundant vector to control the voltage unbalance. In addition, sometimes the dc voltages balance in multilevel converters cannot be achieved depending on the modulation index and the power factor of the load [99].…”
Section: A Dc-link Voltage Balance For Npc Invertersmentioning
confidence: 99%
“…The increasing number of redundancies makes difficult the design of a criterion to choose the most convenient redundant vector to control the voltage unbalance. In addition, sometimes the dc voltages balance in multilevel converters cannot be achieved depending on the modulation index and the power factor of the load [99].…”
Section: A Dc-link Voltage Balance For Npc Invertersmentioning
confidence: 99%
“…However, full-bridge primarily based sub module structure is consisted of a capacitance and 4 IGBTs with anti-parallel diodes. One-way cell circuit structure is that the different one that is created a capacitance and one IGBT with anti-parallel diode for the face t |top |top side |upside| side face} otherwise just one diode while not IGBT for the lower side [4].…”
Section: General Aspects Of Modular Multi Level Convertorsmentioning
confidence: 99%
“…9 on the basis of the theoretical analysis. A global offset voltage select global offset (15)(16) ....…”
Section: Proposed Pwm Control Schemementioning
confidence: 99%
“…In the SVPWM method, the switching states in the switching sequences are selected after determining the three pivot vectors in the space vector diagram. The control process of the SVPWM is relatively complicated in a multilevel inverter [14], [15]. When the inverter level is high, the two main disadvantages of this PWM method are burden calculation and lookup table, both of which require large memory storage.…”
Section: Introductionmentioning
confidence: 99%