Voltage-Balancing Strategy for Three-Level Neutral-Point-Clamped Cascade Converter under Sequence Smooth Modulation

Yu, Liangyao; Xu, Peng; Zhou, Chao; Gao, Shibin

doi:10.3390/en13184969

Cited by 3 publications

(1 citation statement)

References 25 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…e relation between the DC-link capacitor voltages (V c1 , V c2 ) and DC-link capacitor currents (i c1 , i c1 ) is provided as follows [34][35][36][37][38]:…”

Section: E Self-balancing Mechanismmentioning

confidence: 99%

Virtual Space Vector Pulse Width Modulation for Asymmetric T-Type Neutral Point Clamped 3-Level Inverter

Doan

Nguyen

2021

Mathematical Problems in Engineering

View full text Add to dashboard Cite

This paper proposes a novel 3-phase asymmetric 3-level T-type NPC inverter and studies its PWM performance using a virtual space vector pulse width modulation control strategy. Firstly, the mathematical model and characteristics of this economical topology are described. Then, a virtual space vector approach is proposed to build a space vector diagram for designing SVPWM control. Similar to the conventional 3-level NPC inverter, the asymmetric inverter can also work with the neutral point voltage self-balancing in a fundamental period, which enables employment of this topology in various applications. Finally, simulation and experiment results under different load conditions have shown good output performance of the asymmetric 3-level topology. Similar tests are also performed on both conventional 2-level and 3-level inverters for comparison. For an almost similar number of different voltage vectors in the space vector diagram, the asymmetric 3-level topology can compete with conventional 3-level inverters for low-cost applications. The obvious benefit of the asymmetric 3-level inverter is a smaller number of switches devices while it can achieve output performance similar to that of the conventional 3-level. The comparative investigation also shows that the total loss given by SVPWM for the asymmetric 3-level configuration is lower than that of the traditional 3-level inverter.

show abstract

“…e relation between the DC-link capacitor voltages (V c1 , V c2 ) and DC-link capacitor currents (i c1 , i c1 ) is provided as follows [34][35][36][37][38]:…”

Section: E Self-balancing Mechanismmentioning

confidence: 99%