2004
DOI: 10.1016/j.mee.2004.02.035
|View full text |Cite
|
Sign up to set email alerts
|

Wafer scale patterning by soft UV-Nanoimprint Lithography

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
29
0

Year Published

2008
2008
2018
2018

Publication Types

Select...
6
2
2

Relationship

0
10

Authors

Journals

citations
Cited by 29 publications
(29 citation statements)
references
References 3 publications
0
29
0
Order By: Relevance
“…This can be achieved using nanoimprint lithography (NIL) with interference lithography as the mastering technology [6][7][8]. NIL has been used to texture c-Si wafers with linear and crossed micron-scale gratings in this work.…”
Section: Introductionmentioning
confidence: 99%
“…This can be achieved using nanoimprint lithography (NIL) with interference lithography as the mastering technology [6][7][8]. NIL has been used to texture c-Si wafers with linear and crossed micron-scale gratings in this work.…”
Section: Introductionmentioning
confidence: 99%
“…12,13 PDMS materials are applied using cast moulding or spin coating on the patterned master and are thermally cured afterward. A primer is used to bond the stamp onto a carrier substrate during the curing process.…”
Section: Master Origination and Stamp Replicationmentioning
confidence: 99%
“…Then, the hard-PDMS is spin coated on the silicon master mold and the used thickness is mainly 5-8 µm and supported by a standard PDMS layer (∼1.5 mm) (see figure 3). The standard PDMS layer keeps a good flexibility and adaptation on the spin coated wafer during imprint transfer [31]. Then, the bilayer stamp is placed on a glass carrier.…”
Section: Bilayer Hard-pdms/pdms Stamp Fabrication Processmentioning
confidence: 99%