2005 IEEE International Symposium on Circuits and Systems
DOI: 10.1109/iscas.2005.1465191
|View full text |Cite
|
Sign up to set email alerts
|

Wide Frequency Range Voltage Controlled Ring Oscillators based on Transmission Gates

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
4
0

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 19 publications
(4 citation statements)
references
References 11 publications
0
4
0
Order By: Relevance
“…A ring oscillator made up of several inverter stages, with the output of the final stage feeding back into the first [5]. To oscillate, the ring must have a phase shift of 2π and a voltage gain of unity at the oscillation frequency.…”
Section: Conventional Circuitmentioning
confidence: 99%
See 1 more Smart Citation
“…A ring oscillator made up of several inverter stages, with the output of the final stage feeding back into the first [5]. To oscillate, the ring must have a phase shift of 2π and a voltage gain of unity at the oscillation frequency.…”
Section: Conventional Circuitmentioning
confidence: 99%
“…The disadvantage of increasing driving capabilities is that it will undoubtedly result in high power consumption. Enlarging the loading capacitor will also take up a lot of die space, and this method is easily influenced by process, voltage, and temperature (PVT) variations [5]. It will also address the issues of high-power consumption and chip space by varying the number of delay stages used to extend the frequency range.…”
Section: Introductionmentioning
confidence: 99%
“…The traditional NOC consists of a Ring oscillator, NOR gate, and cascaded delay blocks. There are several methods reported for the generation of delay block, which is further used to design the ring oscillator and NOC [4][5][6][7][8][9][10][11][12][13][14]. For low frequency applications, the delay bock should provide more delay.…”
Section: Introductionmentioning
confidence: 99%
“…The most efficient and easiest way to design the delay block is using CMOS inverter and current starve inverter [15][16]. Different techniques are reported to increase the delay of the delay block by implementing a voltage scaling technique [6], transmission gate method [7], and inverted inverter [17,18].…”
Section: Introductionmentioning
confidence: 99%