2007 International Conference on Field Programmable Logic and Applications 2007
DOI: 10.1109/fpl.2007.4380705
|View full text |Cite
|
Sign up to set email alerts
|

Wires on Demand: Run-Time Communication Synthesis for Reconfigurable Computing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
25
0

Year Published

2009
2009
2012
2012

Publication Types

Select...
5
3
1

Relationship

0
9

Authors

Journals

citations
Cited by 42 publications
(25 citation statements)
references
References 4 publications
0
25
0
Order By: Relevance
“…Previous releases of Xilinx's PR Toolkit have been maligned for difficulty of use and the inflexibility of the slot-based model [11]. Even within those rigid confines, however, researchers have shown creativity in their approaches to partial reconfiguration with varied experimental outcomes.…”
Section: Motivation and Objectivesmentioning
confidence: 99%
See 1 more Smart Citation
“…Previous releases of Xilinx's PR Toolkit have been maligned for difficulty of use and the inflexibility of the slot-based model [11]. Even within those rigid confines, however, researchers have shown creativity in their approaches to partial reconfiguration with varied experimental outcomes.…”
Section: Motivation and Objectivesmentioning
confidence: 99%
“…The solution proposed in [11] was to dynamically allocate resources from a pool. A dynamic module library would store partial bitstreams containing configuration information for module logic along with wrapper structures providing structurally consistent routing anchor points for module ports.…”
Section: Wires On Demandmentioning
confidence: 99%
“…Reconstruction of the design, and identifying the exact location of the PUF, requires the attacker to reverse engineer the netlist and restore at least one level of hierarchy. Additional work in bitstream manipulation for partial reconfiguration shows that such manipulation requires strict constraints and detailed design knowledge [51]. Hence, also "patching" of the bitstream to leak the PUF key is not a straightforward activity.…”
Section: ) Bitstream Attacksmentioning
confidence: 99%
“…Swapping modules at run-time on a Virtex-4 FPGA was presented in [8] and FPGA companies are increasing support for dynamic reconfiguration, but there are many restrictions remaining, such as a tile bitstream being tied to a fixed absolute X-Y co-ordinate within the device with no API for moving it. An alternative approach would be to follow the example of Wires on Demand [9] which performs light-weight run-time placement and routing. We avoid this approach because run-time placement and routing is still a very fragile technology and we target scenarios where off-line construction of a programming bit-stream is acceptable.…”
Section: Exp 2: Dynamic Dispatchmentioning
confidence: 99%