Xprova: Formal Verification Tool with Built-in Metastability Modeling

Tarawneh, Ghaith; Mokhov, Andrey

doi:10.1109/acsd.2017.22

Cited by 1 publication

(1 citation statement)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…(i) We propose a transformation to convert asynchronous circuits into synchronous models, and describe methods to encode and check correctness properties using these models with synchronous verification tools. (ii) We report the results of using this methodology with two verification tool for synchronous logic; Cadence Incisive Formal (commercial) and Xprova [5] (academic), cross-validating the results with MPSAT [6] and a custom tool (ESSET) which we developed for this purpose. (iii) We present a verification flow and use case example of mixed sync-async verification.…”

Section: B Contributionsmentioning

confidence: 99%

Formal Verification of Mixed Synchronous Asynchronous Systems Using Industrial Tools

Tarawneh

Mokhov

2018

2018 24th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)

Self Cite

View full text Add to dashboard Cite

Asynchronous circuits are pervasive in modern synchronous systems, but they are still designed and verified in isolation, using dedicated asynchronous design flows, formalisms and tools. We describe a method to verify gate-level asynchronous circuit implementations using formal verification tools and property languages for synchronous logic. We report observations and findings from applying this method to use case designs using an industrial and an open source formal verification tools for synchronous logic (Cadence Incisive Formal and Xprova), and compare performance and verification capabilities against two verification tools for asynchronous circuits. Finally, we discuss the advantages and practical considerations of bridging synchronous logic verification tools to the domain of asynchronous circuits. Our main conclusion is that, while there are performance penalties, there is still significant value in enabling users to verify asynchronous circuits using tools that may be more familiar, trusted or more widely adopted.

show abstract

Section: B Contributionsmentioning

confidence: 99%