YOLoC

Chen, Yiming; Yin, Guodong; Tan, Zhanhong; Lee, Mingyen; Yang, Zekun; Liu, Yongpan; Yang, Huazhong; Ma, Kaisheng; Li, Xueqing

doi:10.1145/3489517.3530576

Cited by 11 publications

(3 citation statements)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Apart from the emerging-devices-based NVM, recent works like [35,36] also introduce ROM to implement extreme high-density non-volatile CIM memory using CMOS logic technology. As shown in Fig .…”

Section: Qbmentioning

confidence: 99%

“…While the foundry provided 1T1R RRAM cell achieve 2× ∼ 4× higher density according to [53]. Besides, the ROM device from [36] has even 10× higher density than SRAM with only 18F 2 cell area. Note that compare to impacting the compute efficiency directly, the storage density affects the total efficiency by tuning the weight reloading frequency.…”

Section: B Combining Computation and Storage Modelsmentioning

confidence: 99%

“…FIGURE 5. Different types of non-volatile CIM cells: (a) 1T-1R cell[5], (b) 2T-1R cell [33], (c) pseudo 2T-2MTJ cell [37], (d) capacitor-based ROM[35] and (e) transistor-based ROM[36].…”

mentioning

confidence: 99%

See 2 more Smart Citations

A Survey of Computing-in-Memory Processor: From Circuit to Application

Sun,

Yue,

et al. 2024

IEEE Open J. Solid-State Circuits Soc.

View full text Add to dashboard Cite

The computing-in-memory (CIM) technique is emerging with the evolvement of big data and artificial intelligence (AI) application. The manuscript presents a systematic review of existing CIM works in a bottom-up view from circuit to application. Various types of CIM circuits based on different volatile/non-volatile devices are introduced. The micro CIM architectures are illustrated to support multibit precision computation. After that, several types of processor-level CIM chips are analyzed to reveal the system architecture design considerations. The corresponding CIM tool chains and applications beyond AI applications are also introduced. From circuit to application levels, this manuscript analyzes the design trade-offs, remained challenges and possible future design trends at different design hierarchies of CIM processors.INDEX TERMS Computing-in-memory (CIM), CIM processor, Circuit-level CIM cells, CIM micro architecture, CIM tool chains, CIM applications

show abstract

Section: Qbmentioning

confidence: 99%

Section: B Combining Computation and Storage Modelsmentioning

confidence: 99%