2014 IEEE 22nd International Symposium on Modelling, Analysis &Amp; Simulation of Computer and Telecommunication Systems 2014
DOI: 10.1109/mascots.2014.37
|View full text |Cite
|
Sign up to set email alerts
|

ZombieNAND: Resurrecting Dead NAND Flash for Improved SSD Longevity

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
6
0

Year Published

2017
2017
2020
2020

Publication Types

Select...
5
1
1

Relationship

0
7

Authors

Journals

citations
Cited by 11 publications
(6 citation statements)
references
References 5 publications
0
6
0
Order By: Relevance
“…Prior work proposes to increase margins by dynamically reducing the number of bits stored within a cell, e.g., by going from three bits that encode eight states (TLC) to two bits that encode four states (equivalent to MLC), or to one bit that encodes two states (equivalent to SLC) [21,190]. Recall that TLC uses the ER state and 22 states P1-P7, which are spaced out approximately equally.…”
Section: Normalized Lifetimementioning
confidence: 99%
See 1 more Smart Citation
“…Prior work proposes to increase margins by dynamically reducing the number of bits stored within a cell, e.g., by going from three bits that encode eight states (TLC) to two bits that encode four states (equivalent to MLC), or to one bit that encodes two states (equivalent to SLC) [21,190]. Recall that TLC uses the ER state and 22 states P1-P7, which are spaced out approximately equally.…”
Section: Normalized Lifetimementioning
confidence: 99%
“…Table 3 shows the techniques we overview and which errors (from Section 4) they mitigate. 36,62,190,193] (Section 5.7)…”
Section: Error Mitigationmentioning
confidence: 99%
“…Prior work proposes to increase margins by dynamically reducing the number of bits stored within a cell, e.g., by going from three bits that encode eight states (TLC) to two bits that encode four states (equivalent to MLC), or to one bit that encodes two states (equivalent to SLC) [26,272]. Recall that TLC uses the ER state and states P1-P7, which are spaced out approximately equally.…”
Section: Normalized Lifetimementioning
confidence: 99%
“…Prior work proposes to increase margins by dynamically reducing the number of bits stored within a cell, e.g., by going from three bits that encode eight states (TLC) to two bits that encode four states (equivalent to MLC), or to one bit that encodes two states (equivalent to SLC) [30,346]. Recall that TLC uses the ER state and states P1-P7, which are spaced out approximately equally.…”
Section: Adaptive Error Mitigation Mechanismsmentioning
confidence: 99%
“…We develop a unified model of retention loss and wearout for the RBER, threshold voltage distribution, and V opt in 3D NAND flash memory. There is a large body of prior work that proposes mechanisms to mitigate planar NAND flash memory errors [23,25,26,27,28,34,35,36,37,101,102,116,128,135,191,204,205,263,264,346,377]. In Section 6.3, we have already compared our mechanisms to several of these techniques that are state-of-the-art, and have shown that prior techniques developed for planar NAND flash memory are less effective in 3D NAND flash memory than our techniques due to the new error characteristics of 3D NAND flash memory.…”
Section: Related Workmentioning
confidence: 99%