Zynq FPGA Based System Design for Video Surveillance with Sobel Edge Detection

Eetha, Sagar; Agarwal, Sonali; Neelam, Srikanth

doi:10.1109/ises.2018.00025

Cited by 12 publications

(2 citation statements)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Vivado constitutes a planning software platform specifically designed for Xilinx FPGAs and is interdependently linked with the layouts of said chips. Consequently, it is unsuitable for deployment with FPGAs furnished by alternative vendors [13][14][15][16][17][18][19] 3.3. Verilog Code for Image Processing.…”

Section: Xilinx Vivado the Vivado Plan Suite Developed Bymentioning

confidence: 99%

Implementation of Image Enhancement and Edge Detection Algorithm on Diabetic Retinopathy (DR) Image Using FPGA

Orthy,

Islam,

Rashid

et al. 2023

IET Circuits, Devices & Systems

View full text Add to dashboard Cite

Diabetic retinopathy (DR) is an ocular ailment that may lead to loss of vision and eventual blindness among individuals diagnosed with diabetes. The blood vessels of the retina, a layer of light-sensitive tissue located at the posterior aspect of the ocular globe, are adversely impacted. The identification of DR entails the utilization of retinal fundus images. The detection of any form of abnormality in the eye through raw fundus images poses a significant challenge for medical practitioners. Hence, it is imperative to engage in the processing of fundus images. This paper delineates several image processing techniques for DR images, including but not limited to, manipulation of brightness levels, application of negative transformation, and utilization of threshold operations. It focuses on elucidating the enhancement techniques that pertain to DR images, which aim to optimize the visual quality of said images in order to facilitate more facile disease detection. The process of detecting edges within DR images is also executed by Sobel edge detection algorithm. In order to successfully execute the aforementioned algorithms, expedient and contemporaneous systems are favored to account for the intricacies of the image processing calculations. The exclusive utilization of software techniques in order to fulfill the prerequisites of advanced algorithms presents a significant challenge, owing to the multifarious processes that are involved in their computation, coupled with an exigent requirement for high processing speeds. The proposed model is utilized to articulate a proficient model for the design and execution of field programable gate array (FPGA)-based image enhancement processes along with the Sobel edge detection algorithm upon DR images. Finally, a Internet Protocol chip is developed that can combine multiple image enhancement operations into a single framework with less complexity.

show abstract

Section: Xilinx Vivado the Vivado Plan Suite Developed Bymentioning

confidence: 99%

Implementation of Image Enhancement and Edge Detection Algorithm on Diabetic Retinopathy (DR) Image Using FPGA

Orthy,

Islam,

Rashid

et al. 2023

IET Circuits, Devices & Systems

View full text Add to dashboard Cite

show abstract

“…In the same year, Amara et al 4 proposed an HD video streaming architecture based on Sobel edge detection. In 2018, Eetha et al 5 proposed a low-area implementation of the Sobel operator for full HD real-time video streaming. They implemented the design on a Xilinx Zynq (ZC 702) board, which contains an ARM CORTEX A9 core and programmable FPGA on a single fabric.…”

Section: Introductionmentioning

confidence: 99%

High‐speed and area‐efficient Sobel edge detector on field‐programmable gate array for artificial intelligence and machine learning applications

Sikka

Asati

Shekhar

2020

Computational Intelligence

View full text Add to dashboard Cite

Sobel edge detector is an algorithm commonly used in image processing and computer vision to extract edges from input images using derivative of image pixels in x and y directions against surrounding pixels. Most artificial intelligence and machine learning applications require image processing algorithms running in real time on hardware systems like field-programmable gate array (FPGAs). They typically require high throughput to match real-time speeds and since they run alongside other processing algorithms, they are required to be area efficient as well. This article proposes a high-speed and low-area implementation of the Sobel edge detec-1056

show abstract

Document Image Edge Detection Based on a Local Hysteresis Thresholding and Automatic Setting Using PSO

Benkhettou

Nadjeh²,

Gaceb

2021

Lecture Notes on Data Engineering and Communications Technologies

View full text Add to dashboard Cite

Zynq FPGA Based System Design for Video Surveillance with Sobel Edge Detection

Cited by 12 publications

References 10 publications

Implementation of Image Enhancement and Edge Detection Algorithm on Diabetic Retinopathy (DR) Image Using FPGA

Implementation of Image Enhancement and Edge Detection Algorithm on Diabetic Retinopathy (DR) Image Using FPGA

High‐speed and area‐efficient Sobel edge detector on field‐programmable gate array for artificial intelligence and machine learning applications

Document Image Edge Detection Based on a Local Hysteresis Thresholding and Automatic Setting Using PSO

Contact Info

Product

Resources

About