<p> On any chip, the number of transistors doubles every eighteen months according to Moore's law. When there are more transistors in a circuit, there is a higher probability that one of those transistors will have a fault. To avoid and detect possible errors,testing is required. To test the required circuit, the BIST (Built-in-Self-Test) energy saving design emplos a modified MISR as the ORA (Output Response Analyzer) and a bit-swapping LFSR as the TPG (Test Pattern Generator). In this paper, we select two circuits - a combined circuit and an 8x8 BCD multiplier as CUT (circuit under test). TPG generates test patters that are fed into CUT, hile ORA evaluates the data generated by CUT and checks for errors in the circuit, and generates a pass/fail signal. This BIST structure detects one of the errors in the circuit.All results are matched to Xilinx ISE Design Suite 14.7 using Verilog and integrated into Vivado 2018.2.<br> </p>
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
customersupport@researchsolutions.com
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.
Copyright © 2025 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.