a full wave modelling approach based on authors' previous work is improved to model DC blocking capacitor. By correlating to the measurement data, it is shown that the modelling approach is accurate. A methodology of developing equivalent capacitor model for signal integrity simulation is proposed to improve simulation efficiency. In order to mitigate the impact from DC blocking capacitor, voiding is studied to find optimal voiding scheme. Full link PCIE Gen 3 simulations is performed as an example to demonstrate design optimization for AC coupling high-speed links and some rules of thumb are derived based on the study.
In this paper a transmission line of fmite length conductor with bend is considered. Explicit expressions for the per-unit-length parameters of the line are derived by using non-uniform transmission line approach and are verified by the method of moment.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.