The electrical behaviour of porous silicon layers has been investigated on one side of p-type silicon with various anodization currents, electrolytes, and times. Electron microscopy reveals the evolution of porous silicon layer morphology with variation in anodization time. In this work electrical conductivity of bulk silicon and porous layer which is formed by electrochemical etching is compared due to IV measurements and calculation of activation energy. We have also studied the dependence of porous silicon conductivity on fabrication conditions. Also the eect of the temperature on conduction of porous silicon at dierent frequencies is investigated. At last dependence of capacitance on the temperature was probed at 10 2 10 5 Hz frequency range.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.