Analog integrated circuits are more sensitive to process variations than their digital counterparts. This fact, along with the lack of analog standard cells, results in tedious layout of analog circuits. Layout techniques such as interdigitation can make key analog components less sensitive to process variation, but requires complicated and time consuming full-custom layout. This paper presents an analog layout assistant (ALAS!), that automatically generates matched and balanced CMOS component pairs with minimal input parameters from the user.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.