No abstract

In this paper, we present an extensive analysis of the performance degradation in MOSFET based circuits. The physical effects that we consider are the random dopant fluctuation (RDF), the oxide thickness fluctuation (OTF) and the Hot-carrier-Instability (HCI). The work that we propose is based on two main key points: First, the performance degradation is studied considering BULK, Silicon-On-Insulator (SOI) and Double Gate (DG) MOSFET technologies. The analysis considers technology nodes from 45nm to 11nm. For the HCI effect we consider also the time-dependent evolution of the parameters of the circuit. Second, the analysis is performed from transistor level to gate level. Models are used to evaluate the variation of transistors key parameters, and how these variation affects performance at gate level as well.The work here presented was obtained using TAMTAMS Web, an open and publicly available framework for analysis of circuits based on transistors. The use of TAMTAMS Web greatly increases the value of this work, given that the analysis can be easily extended and improved in both complexity and depth.

In the last decades CMOS technology has undergone an extraordinary evolution. Thanks to the continuous scaling process, CMOS transistors are now so small that millions can be easily fitted in a single chip. Shrinking transistor sizes has complex consequences on the performance of both the transistor itself and the system that is based upon it. Understanding and teaching the CMOS scaling process and its consequences on circuits is an increasingly difficult task. Furthermore the scaling process is reaching an end, due to the continuously growing fabrication costs and the unavoidable physical limits on the smallest size achievable. As a consequence many emerging technologies, like carbon nanotubes and nanowires, are being studied as possible CMOS substitutes. Describing and teaching these new technologies, alongside the scaled transistor itself, adopting a complete and well organized approach is a process that presents further difficulties.To solve these problems we have started in the past years the development of TAMTAMS, a tool conceived to analyze CMOS circuits, from device to system level. The tool is based on models derived from the literature or, in some cases, internally developed and verified. It allows to analyze the main characteristics of a CMOS transistor, like currents, threshold voltage or mobility, considering different technology nodes and parameters, and to understand how they influence circuits performance. The tool structure is open and modular, allowing therefore easy integration of further CMOS technologies and to compare them. In this paper we present a total overview of the original tool, TAMTAMS Web. While the general concept behind the tool is still the same, the tool was completely rewritten around a web interface. TAMTAMS Web is freely accessible to students and to any one interested in CMOS technology. As a future development several post-CMOS technologies will be added to TAMTAMs Web, allowing therefore a comparison with state of the art CMOS. TAMTAMS Web is actively used in the Integrated System Technologies (IST) held at Politecnico di Torino. It defines a new way of learning, because students learn and understand modern electronic technology both using TAMTAMS Web as an instrument, and being part of the development process, as part of the IST course.

No abstract

No abstract