Wnpyright 1996 by Internatlonal Business Machines Corporation. Copying in printed form for private use is permitted without payment of royalty provided that (1) each reproduction IS done without alteration and (2) the Journal reference and IBM copyright notice are included on the first page. The tltle and abstract, hut no other portions, of this paper may he copied or distributed royalty free without further permission by computer-baaed and other information-service systems. Permission to republish any other portion of this paper must be obtained from the Editor.

No abstract

No abstract

Abstract-A k-ary n-cube interconnect architecture is proposed, as an off-chip communications architecture for line cards, to increase the throughput of the currently used memory system. The k-ary n-cube architecture allows multiple packet processing elements on a line card to access multiple memory modules. The main advantage of the proposed architecture is that it can sustain current line rates and higher while distributing the load among multiple memories. Moreover, the proposed interconnect can scale to adopt more memories and/or processors and as a result increasing the line card processing power. Our results portray that k-ary n-cube sustained higher incoming traffic load while keeping latency lower than its shared-bus competitor.

No abstract