Abstract— Reduced‐voltage differential signaling (RVDS) is a novel interface for TFT‐LCD panels with a chip‐on‐glass (COG) structure, which has a point‐to‐point topology and a voltage mode differential signaling scheme. The voltage‐driving interface scheme has advantages in high‐speed operation owing to its relatively small time constant for the resistive channel condition. And reduced‐voltage signaling can reduce the power consumption of a transmitter. The display source driver IC with an RVDS interface, which is fabricated by using a 0.25‐μm CMOS process with a 2.5‐V logic supply voltage, offers a high data rate up to 500 Mbps, low‐current consumption of 2.2 mA, and good EMI characteristics. Also, an RVDS interface has programmable options that control the bandwidth, system power, and EMI performance. Therefore, the RVDS interface is a competitive solution for low‐power, low‐cost, and slim notebook applications.

A 720‐channel LCD source driver with a 12‐bit segmented R‐C DAC has been designed and fabricated by a 16V CMOS process. The proposed DAC consists of a conventional resistor string and a sample‐and‐hold buffer. DNL less than 0.3LSB and output voltage deviations less than 3mV were measured. Die area is 24.9mm2.

No abstract

-An intra-panel interface addressing all of the high-speed, low-power, and lowelectromagnetic interference (EMI) requirements for tablet personal computer applications is presented. This work proposes an adaptive clock window scheme to achieve 1.4-Gbps data-rate. For EMI suppression, data scrambling, horizontal blank period pattern scrambling, and novel clock and data recovery circuit are introduced. Lastly, for power-saving, the proposed interface dynamically biases source driver's output buffers and employs early charge sharing by controlling the configuration data. For verification, a WQXGA thin-film transistor liquid crystal display system is implemented with the timing controller and source driver ICs that are fabricated using 65-nm and 180-nm complementary metal-oxide semiconductor (CMOS) processes, respectively. The liquid crystal display system demonstrates maximum operation speed of 1.4 Gbps and suppression of EMI noise in LTE Band-20 and GSM 850 bands. The proposed power-saving schemes achieve 4.3% reduction in total power consumption by source driver IC, which reaches about 85% of power consumption by enhanced reduced-voltage differential signaling interface circuit.

No abstract