Abstract-The hardware simulator facilitates the test and validation cycles by replicating channel artifacts in a controllable and repeatable laboratory environment. After a description of the MIMO channel models and the hardware simulator architecture, this paper presents new implementation algorithm of its digital block. The proposed algorithm allows the selection of specific environments and various scenarios, standards (LTE or WLAN 802.11ac) and Doppler speeds to implement the digital block architecture. The digital block architecture is implemented for 2×2 MIMO channel on a Xilinx Virtex-IV FPGA using batch and command line files. The occupation on the FPGA, the accuracy of the output signals and the latencies of the architecture for each configuration are then analyzed.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.