This paper presents the impact of implementing Dual Material Gate (DMG) onto a fully depleted Silicon On Insulator (SOI) device on linearity performance as compare to the standard Single Material Gate (SMG) SOI device. Linearity study performed takes into account the influences of DMG properties namely gate length ratio (L 1 :L 2 ) and gate workfunction difference (ΔФM), silicon thickness (T Si ) and threshold voltage (V TH ) setting simulated using ATLAS 2D. Analysis focus on gate bias condition which determine the saturation level, relevant for obtaining minimal linearity degradation. Based on results obtained, DMG device consistently show better linearity performance than its SMG counterparts with further improvement by applying higher ΔФM and T Si .Index terms -DMG-FD-SOI, SMG-FD-SOI, linearity, gate length ratio (L 1 :L 2 ), gate material workfunction difference (ΔФM), silicon thickness (T Si ) and threshold voltage (V TH )
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.