A triple modular redundancy (TMR) system incorporates majority voting to achieve fault tolerance, although not all single faults can be tolerated due to the possibility of voter failure. A totally self-checking (TSC) circuit is introduced to monitor the TMR system; it receives the outputs of each module and that of the voter to generate three system statuses, and three module status outputs. The TSC± TMR system has the capability to detect all single fault occurrences inclusive of the checking circuitry, thus achieving optimum availability and maintainability regarding single fault occurrences. Morphic Boolean algebra forms the basis of the TSC fault detecting circuit design. Morphic building blocks constitute the newly designed checking circuit.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
customersupport@researchsolutions.com
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.