This paper describes a powerful Ada pattern which, when integrated with the open-source DEGAS discrete event run-time, allows a developer to write and execute logic design models in a format similar to the VHDL language. The application of this approach to other formulations, including floating-point based simulations, provides a means to establish general design, analysis, and verification strategies to a range of discrete event domains using standard Ada constructs.