This article presents a chipless radio frequency identification (RFID) tag which operates in the frequency span from 0.86 to 2.5 GHz. This new miniature chipless tag is developed to work for Brazilian RFID regulation. It does not require a ground plane and has a compact size of 85.50 × 53.98 mm2, comparable to a credit card. The tag has been measured in a bi and mono‐static arrangement with two double‐ridge horn antennas, with a significantly response at frequency range measurements.

No abstract

No abstract

Resumo-Este trabalho apresenta o desenvolvimento de um transmissor para um leitor RFID apropriado para uma etiqueta sem chip específica, contornando a limitação de frequências de trabalho de leitores comerciais. O objetivo é apresentar os testes de transmissão feitos em laboratório para a fabricação de um transmissor para um leitor com custo mais baixo e apropriado para operar na faixa de frequências de uma etiqueta sem chip, também fabricada em laboratório, utilizando um Arduino DUE.

a) (b) Figure I. Substrade integrated wave guide mapped to a rectangular waveguide : (a) 3D view of SIWG [12] and ; (b) equivalent rectangular waveguide representation .Cooper metallization III, a comparative analysis between the results and simulations is performed. In section IV, some comments and conclusions are presented. II. SIWG AND FILTER DESIGNThe Substrate Integrated Waveguide configuration consists of a dielectric substrate whose boundaries in both sides are walls consisted of parallel arrays of metalized via-holes [1). This structure can be related to an dielectric rectangular waveguide (RWG) [1], [2]. Fig. 1 illustrates (a) a three-dimensional view of a SIWG and (b) its rectangular waveguide equivalent model. The SIWG was designed using a FR-4 substrate with the following characteristics: loss tangent tano = 0.019, dielectric constant e; = 4.3, thickness h = 1.575, and cooper metallization thickness t = 0.035mm. In Fig. I (a), d is the via-hole diameter and p is the center-to-center spacing of the via-holes in the matrix wall.