PurposeThis paper aims to examine the economic and psychological mechanisms in turnover at the managerial level. The paper investigates how (1) the ease of moving posed by alternative jobs (i.e. the economic mechanism) and (2) the desire to move due to low job satisfaction (i.e. the psychological mechanism) simultaneously influence top management team (TMT) turnover and these managers' subsequent job position and pay.Design/methodology/approachUsing 25 years of panel data on more than 2,000 top managers in the United States, the paper utilizes fixed-effects logistic regressions and the ordinary least squares model to test the hypotheses.FindingsThe authors find that CEO awards (an economic mechanism) and low compensation (a psychological mechanism) independently have positive effects on turnover. Turnover due to the economic mechanism leads to a higher position and pay, whereas turnover due to the psychological mechanism does not guarantee the same outcome. Further, when examining how pay dissatisfaction influences turnover simultaneously with CEO awards, the authors find that managers with the highest pay leave their firm, and not those with the lowest pay.Originality/valueThe paper employs the pull-and-push theory in the employee turnover literature and applies it to the top management team literature. By doing so, this paper contributes original insights to how economic and psychological mechanisms simultaneously affect managerial turnover and its subsequent outcomes.

Recently, the demand for 3b/cell NAND flash has been increasing due to a strong market shift from 2b/cell to 3b/cell in NAND flash applications, such as USB disk drives, memory cards, MP3 players and digital still cameras that require costeffective flash memory. To further expand the 3b/cell market, high write and read performances are essential [1]. Moreover, the device reliability requirements for these applications is a challenge due to continuing NAND scaling to sub-30nm pitches that increases cell-to-cell interference and disturbance. We present a high reliability 64Gb 3b/cell NAND flash with 7MB/s write rate and 200Mb/s asynchronous DDR interface in a 20m-node technology that helps to meet the expanding market demand and application requirement. Figure 11.8.1 shows the micrograph and device feature of the 64Gb 3b/cell DDR NAND flash memory chip, fabricated in 20nm-node CMOS technology. The chip has two 32Gb memory planes. Each plane consists of 2732 blocks with 8KB page size and 1.5MB block size. The block consists of 64-cell strings with 2-dummy WLs to reduce NAND string overhead and abnormal disturbance [2]. To realize a small die area with 65.3% cell efficiency and 200Mb/s high-speed DDR interface in the 3b/cell NAND chip, a one-sided page buffer structure, 2-way interleaving and 2-stage pipeline architecture [3] are used. To further reduce chip size, a shared block decoder scheme is used, as shown in Fig. 11.8.2. Compared to a conventional block decoder where every block's WLs transfer gates have their own block decoder circuit [4], two different block WLs transfer gates are shared with single block decoder in this chip. By selecting the drive lines of WLs transfer gate, only the WLs of selected memory array are driven. Using the shared block decoder scheme reduces the row-decoder area by 25%, which results in 4.2% chip size reduction. In addition to that, 30% pump area reduction is also achieved because that total output loading of pump circuits is reduced compared to the conventional scheme. The results in a further 0.3% chip-size reduction. With simple bad-block-remapping logic in peripheral circuits, conventional bad-block replacement can be fully supported.Controlling V th distribution without performance degradation in 3b/cell NAND chip is a critical challenge at the 20nm-node. A 2-step verify ISPP scheme of programming [5] is helps to achieve a tighter V th distribution width than that of conventional ISPP programming [6] that is used widely in MLC NAND flash. As shown in Fig. 11.8.3, the BL voltage of a programmed cell is raised from 0V to a predetermined low voltage during 1st step verify, which is slighty lower than the target verify level. Because it suppresses FN tunneling current at programming, it slows down a rate of V th shift, realizing a tighter V th distribution compared to the conventional ISPP scheme. The 2-step verify ISPP scheme, however, requires two times more verify operations for each target V th state, causing an increase in program time. This is especially true for 3b/cell N...

We have developed a new 3-bit programming algorithm of high performance TLC(Triple-level-cell, 3-bit/cell) NAND flash memories for 20nm node and beyond. By using the proposed 3-bit algorithm based on reprogramming with SLC-to-TLC migration, performance and BER is improved by 50% and 68%, respectively, compared to conventional method. The proposed algorithm is successfully implemented in 21nm 64Gb TLC NAND flash product that provides 8MB/s write and 400MB/s read throughputs.

Abstract-In this paper we describe how content-based analysis techniques can be used to provide much greater functionality to the users of an interactive TV (iTV) device. We describe several content-based multimedia analysis techniques and how some of these can be exploited in the iTV domain, resulting in the provision of a set of powerful functions for iTV users. To validate our ideas, we introduce an iTV application we developed which incorporates some of these techniques into a simple set of user features, in order to demonstrate the usefulness of content-based techniques for iTV. The contribution of this paper is not to provide an in-depth discussion on each of the individual content-based techniques, but rather to show how many of these powerful technologies can be incorporated into an interactive TV system.

Despite the many advantages in digital TV, users get into difficulties when they navigate channels to find their preferred program. Multiple PIP or mosaic style display which displays multiple channels in a screen simultaneously can be considered as good way to help easy channel navigation. In this paper, we propose a method that can display multiple channels with limited number of tuners in a digital TV. This gives users a good way to help easy channel navigation in the digital TV environment.