This research is about a new approach, which is used for optimizing multipliers designs, which are based on the concept of Vedic mathematics. The design has been targeted to to FPGAs (state-of-the art field-programmable gate arrays). It has been assessed that the multiplier produces partial products by utilizing Vedic mathematics concept by deploying basic 4 × 4 multipliers, which is designed by exploiting special features of multiplexers and 6-input look up tables (LUTs) on the same slices, resulting in considerable minimization in area. The multiplier has been realized on Xilinx® Virtex-5 FPGAs. It is significant to notice that pipeline adders were used to obtain final products. Furthermore, the multiplier is developed and organized by using pipeline schemes, which contribute to the enhancement of operating frequency of the multiplier. The results show that the 32-bit pipeline multiplier can work up to a clock frequency of 450 MHz. It has utilized 514 slices and 1157 flip-flops and has much less dynamic power than the other reported work.
Abstract-This paper proposes design and implementation of a 16-bit multiplier based upon Vedic mathematic approach, where the design has been targeted to the Xilinx Field Programmable Gate Arrays (FPGAs) board, device XC5VLX30. The approach is different from a number of approaches that have been used to realize multipliers. It has been reported that previous algorithms such as Booth, Modified Booth, and Carry Save Multipliers only suitable for improving speed or decreasing area utilization; therefore, those algorithms are not appropriate for designing multipliers that are used for digital signal processing (DSP) applications. Moreover, they are not flexible to be implemented on FPGAs or on a single chip using application specific integration circuits (ASICs). Vedic approach, on the other hand, can be used to design multipliers with optimum speed and less area utilization. In addition, it is reliable to be implemented on FPGAs or on a single chip. Behavioral and post-route simulation results prove that the proposed multiplier shows better performance in terms of speed compared to the other reported multipliers when being implemented on the FPGA. In terms of area utilization, better results are also obtained. Keywords: multiplier, FPGA, Vedic mathematics, DSP, ASICsAbstrak-Naskah ini mengajukan rancangan dan implementasi 16-bit multiplier berdasarkan pendekatan matematika Vedic, dimana rancangannya ditargetkan untuk diimplementasikan pada Xilinx Field Programmable Gate Arrays (FPGAs) board, device XC5VLX30. Pendekatan ini berbeda dibandingkan dengan pendekatan yang pernah digunakan untuk merealisasikan multipliers. Pendekatan-pendekatan sebelumnya seperti Booth, Modified Booth, dan Carry Save Multipliers yang telah dipublikasikan hanya cocok untuk meningkatkan kecepatan atau mengurangi penggunaan area; oleh karena itu, pendekatan-pendekatan tersebut tidak cocok untuk desain multipliers yang digunakan pada aplikasi pemrosesan sinyal digital (DSP). Lebih lanjut, pendekatan-pendekatan tersebut juga tidak fleksibel untuk diimplementasikan pada FPGAs atau pada satu single chip dengan menggunakan aplikasi khusus rangkaian terpadu (ASICs). Sebaliknya, pendekatan Vedic dapat digunakan untuk merancang multipliers dengan kecepatan yang optimum dan penggunaan area yang lebih rendah. Hasil-hasil simulasi Behaviral dan post-route membuktikan bahwa multiplier yang diusulkan menunjukkan performa kecepatan perhitungan yang lebih baik dibandingkan dengan multipliers yang lain. Untuk penggunaan area saat implementasi, multiplier yang diusulkan juga mengindikasikan penggunaan area yang lebih rendah.
This research was conducted to find alternative antibiotics using local microorganisms which are expected to act as probiotics in the digestive tract. The local microorganisms used came from 3 types of herbs from 3 types of land. Crown flowers represent coastal land, ferns represent plantation land and lemongrass represents highland land. This study used an experimental method using a completely randomized design (CRD) with 5 treatments and each treatment had 4 replications (each replication contained 200 chickens). Treatment T1 water, T2 fermented crown flower, T3 fermented fern, and T4 fermented fragrant lemongrass each as much as 2 ml/liter of drinking water. The parameters measured were the performance and gut physical (village height and gut histology) of broiler chickens. Performance is body weight, weight gain, ration consumption, ration efficiency, performance index, and mortality. While the physical condition of the intestine is in the form of villi height and intestinal histology. The results showed that fern as a fermented herb significantly increased the performance index and improved the condition of the intestinal villi. However, the low mortality was significantly indicated by the fermented crown flowers. In conclusion, local fermented ferns have the potential as local microorganisms to replace the role of antibiotics because they can improve the performance and condition of the digestive tract of broiler chickens.
Abstrak-Pada penelitian ini dirancang sebuah sistem kontrol penyalaan lampu dan perangkat elektronik untuk meniru keberadaan penghuni rumah. Sistem dirancang untuk mengontrol penyalaan beberapa lampu dan perangkat elektronik secara acak. Hal tersebut bertujuan untuk menimbulkan kesan bahwa rumah yang ditinggalkan seakan akan ada penghuninya. Sistem keamanan ini bekerja dengan cara membangkitkan sebuah bilangan acak setiap 15 menit. Setiap bilangan acak yang dibangkitkan mengacu kepada peralatan listrik yang dikontrol. Peralatan listrik rumah yang telah menyala akan padam ketika lamanya waktu yang ditetapkan tercapai. Sistem yang dirancang terdiri dari Arduino, catu daya, RTC dan interface perantara dengan peralatan listrik. Sistem telah diuji selama 5 hari waktu normalisasi terhadap sistem kontrolnya dan sistem miniatur rumah. Miniatur rumah dibuat untuk mewakili kondisi rumah yang sebenarnya. Konsumsi daya listrik perhari dari sistem yang dibuat adalah 0,42 kWh. Kata Kunci : Arduino, Bilangan Acak, Peralatan Listrik, Sistem Kontrol, Keamanan RumahAbstract-This paper proposes a system for controlling bulbs and electrical appliances in order to imitate the availability of the owner in a house. The designed system is able to turn on and turn off the equipments randomly for treating the availability of the owners in their houses. The system generates a number randomly every 15 minutes. Each number associated with bulb or electrical device in the controlling list. The electrical devices will be ON or OFF based on specific duration times. The system is realized using an Arduino board, an RTC, power supply unit, and interface circuit of Arduino and electrical devices. The designed system has been tested for 5 consecutive days normalized to 2 hour normal time on the control device and house miniature. The miniature is used to mimic condition the real house. Electric consumption estimated about 0.42 kWh per day
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
customersupport@researchsolutions.com
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.